| Key | Value |
|---|---|
| FileName | ./usr/share/doc/verilator/verilator.txt.gz |
| FileSize | 64944 |
| MD5 | 5115998D676B775DC0B9DF8B0CE196CB |
| SHA-1 | 1F20A8D63197C4AA218E629CA0DE6308AFE65C9E |
| SHA-256 | 49CCCB1F2EB56D84738337EB5DFB5504A87C2A825395D795DA6BF30C1F4D1D9B |
| SSDEEP | 1536:T8L7ItQp7sTuvxdLmfpRDmdimQEvXd3XBl6/b+znEAq/KYMGBOs9rpx:T8L7971WedZL1XBZ7q/QGBOIrj |
| TLSH | T1DC53022AE574A1335E70B91B8423BC611FD723E736434395A6029E304F95BABD8D7CC6 |
| hashlookup:parent-total | 1 |
| hashlookup:trust | 55 |
The searched file hash is included in 1 parent files which include package known and seen by metalookup. A sample is included below:
| Key | Value |
|---|---|
| FileSize | 4525396 |
| MD5 | 3CACEE4DAE4CCB2DAE11CE1DE73A49B0 |
| PackageDescription | fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. |
| PackageMaintainer | Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com> |
| PackageName | verilator |
| PackageSection | electronics |
| PackageVersion | 4.028-1 |
| SHA-1 | 2107D5D834721E716F2D1AF1BD3DF1AC64569644 |
| SHA-256 | 6E1643BDD9BE7C3713F8646CA6ACD3073A71B485429BAE9857FA25EF6EFCA7A7 |